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We report on the operation of a single electron trap com-
prising a chain of four Al/AlOx/Al tunnel junctions attached,
at one side, to a memory island and, at the other side, to
a miniature on-chip Cr resistor (R ≈ 50 kΩ) which served
to suppress cotunneling. At appropriate voltage bias the bi-
stable states of the trap, with the charges differing by the
elementary charge e, were realized. At low temperature, spon-
taneous switching between these states was found to be infre-
quent. For instance, at T =70 mK the system was capable
of holding an electron for more than 2 hours, this time being
limited by the time of the measurement.
PACS numbers: 73.23.Hk, 73.40.Gk, 85.30.Wx
The quality and complexity of Single Electron Tunnel-
ing (SET) devices, i.e. the circuits in which the tunneling
of electrons is governed by the Coulomb blockade effect
(see, for example, reviews [1] and [2]), are steadily grow-
ing. The increase of the number of junctions in these
circuits is often motivated by the necessity to increase
the Coulomb energy of the system and to reduce sponta-
neous cotunneling events. [3] These events, that are the
higher-order processes, are associated with electron tun-
neling occurring in several junctions simultaneously and
quantum-coherently. They set a limit to the accuracy
of SET devices such as turnstiles and pumps (in which
an ac signal of frequency f applied to the gates clocks
the transfer of single electrons), and the storing times of
traps (capable to hold an electron on a memory node of
the circuit for long periods). Because of the cotunneling,
a 4-junction SET turnstile and a 3-junction pump [4] re-
alize relation I = ef with an accuracy of about 1% only,
which is insufficient for their applications in metrology
[5]. The 4-junction SET traps made by Fulton et al. [6]
and Lafarge et al. [7] had maximum trapping times as
short as ∼ 1 s.
In order to make these devices more accurate and re-
liable (that is to say, to reduce the probability of one of
the most serious source of errors, namely the cotunnel-
ing), the number of series-connected junctions N should
be increased. As was recently demonstrated by Keller
et al. [8], the 7-junction SET pump driven by a 5 MHz
signal had an error rate as low as 15 parts in 109. In the
static case, I = 0, the duration for an electron to be kept
in a trap also appreciably rises with N . For instance, the
7-junction trap of Dresselhaus et al. [9] allowed electrons
to be stored for several hours, this period beeing limited
by the observation time. A similarly high storage capa-
bility was found for the 9-junction trap by Krupenin et
al. [10]
On the other hand, increasing of N is not the only way
to suppress the cotunneling. As was theoretically shown
by Odintsov et al. [11] for the SET transistor and by Gol-
ubev and Zaikin [12] for the N -junction (N ≥ 2) chain,
a dissipative environment |Z(ω)| = R ≫ Rk = h/e
2 ≈
26 kΩ, can do a good job of suppressing the cotunneling.
(The mechanism of this suppression is qualitatively sim-
ilar to that of the Coulomb blockade in a single tunnel
junction arising due to a high serial resistance. This resis-
tor hampers charge relaxation in the electric circuit and,
hence, drastically influences the tunneling rates.) They
found the cotunneling contribution to the I −V curve of
the chain at T = 0 and at a small voltage V to be
I ∝ V 2(N+z)−1, (1)
where z = R/Rk. As can be seen from Eq.(1), parameter
z can be regarded as a number of imagined tunnel junc-
tions ∆N attached to the N -junction chain and ensuring
similar suppression of cotunneling as resistance R.
In this work we pioneered a dramatic reduction of the
cotunneling in a multi-junction circuit (SET trap) by us-
ing a dissipative environment. We utilized an on-chip re-
sistor of about 50 kΩ (i.e. z ≈ 2) to reduce cotunneling in
a 4-junction chain with quite ordinary parameters. Since
this resistor was roughly equivalent to two tunnel junc-
tions, we expected the storage capability of this R-trap
to be comparable to that of a 6-junction trap without
resistor.
The sample, comprising the trapping array itself and
the readout SET electrometer positioned near the mem-
ory island (see Fig. 1), was fabricated by the well-
established shadow deposition technique [13] through the
trilayer mask with ”hanging bridges” patterned by e-
beam lithography and reactive-ion etching. Through the
same mask, at three different angles (−23o, 0o and +12o),
we consequently deposited in situ three metal layers: Cr
(8 nm thick), then Al (30 nm), and after oxidation again
Al (35 nm). All tunnel junctions on the chip had the same
nominal dimensions, 80 nm× 80 nm, and, as was found
from measurements of the electrometer transistor, their
intrinsic capacitance was C ∼ 160 aF and their tunnel
resistance Rt ∼ 70 kΩ. The memory island of the trap
was nominally 80 nm× 2.2 µm and had a self-capacitance
Cm in the range of 100 aF. Each of three inner islands
was about 80 nm× 300 nm in size. The Cr resistor was
8 µm long, 80 nm wide and its resistance (R ≈ 50 kΩ)
was evaluated from the measurement of similar single re-
sistors fabricated apart on the same chip. [14]
The measurements were carried out in a dilution refrig-
erator within the temperature range T = 70 − 170 mK.
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A magnetic field of 1 T was applied perpendicular to the
chip in order to keep Al parts of the circuit in the nor-
mal state. In the biasing lines we used pi-filters against rf
noise and the Thermocoax filters against the microwave
frequency noise. The latter filters were the pieces (1 m
long) of the coaxial cable lines (of diameter 0.5 mm) hav-
ing considerable losses (> 100 dB at f > 10 GHz). [15]
The cables were thermally anchored at the mixing cham-
ber temperature and fed through into a shielding case
containing the sample holder. In order to characterize the
quality of filtering by an effective temperature Te referred
to the sample, we had measured a test sample compris-
ing a SET electrometer coupled to an electron box [16].
The value Te = 50 − 60 mK had been found from the
switching characteristics of the box at T = 20 mK. [17]
The presence of the memory island near the electrom-
eter clearly manifested itself as regular jumps of output
voltage V in both the V − Vg and the V − Vtr character-
istics of the electrometer. The change of the polarization
charge δQ on the electrometer island caused by charging
of the memory island by an elementary charge was found
to be (7.6 ± 0.5) × 10−2e. This value was large enough
to reliably monitor integer jumps of the charge on the
memory node against a background noise. The modu-
lation curves recorded for ramping Vg or Vtr in positive
and negative directions formed typical hysteresis loops
(the memory effect) [6,7,9,10], indicating that an elec-
tron enters into, or leaves, the memory island at the dif-
ferent values of bias. Neighboring loops were apart from
each other and their positions were rather stable in time
(i.e. the drift of the background charge was reasonably
small). This proved that our trap had exactly two charge
states within each loop (see Fig. 2). Since the inner is-
lands of the chain were not supplied with individual tun-
ing gates (as it was done in, e.g., Ref. [7]), we were not
able to maximize the width of the loops by applying ap-
propriate voltages which could compensate the random
offset charges and, thereby, increase the energy barrier
∆U separating the states. Instead, we simply chose the
loops with larger widths, which presumably corresponded
to favorable distributions of the offset charges ensuring
larger ∆U .
The holding time within some of the loops (for in-
stance, those marked in Fig. 2 as loops A and B) was
found to be actually long. At T = 70 mK, the hold time
of the ”upper” and ”bottom” states for the bias corre-
sponding to the centers of these loops was determined
by the time of observation (more than 2 h). In another
measurement, we ramped voltage Vtr over loop B, start-
ing from 10.8 mV and rising up to 11.8 mV at an average
rate of 5 × 10−8 V/s (i.e. 1 mV per 5.5 h). In response
to the change of Vtr the system switched from the ini-
tial ”bottom” state to the ”upper” state only once, i.e.
the induced transition took place. (It occurred after a
lapse of 2.5 h at Vtr ≈ 11.25 mV, i.e. at the value inside
the loop recorded at the normal sweep rate of 1.5× 10−4
V/s.) After that the system remained in that state until
the end of the ramp, i.e. for about 3 h. At T = 100 mK,
transitions occurred on a reasonable time scale of about
103 s when Vtr was adjusted to the centers of the loops.
When the bias was changed such that the energy of the
occupied state exceeded the energy of the unoccupied
state, induced switching occurred faster. Such case is
illustrated by the time trace in Fig. 2.
In order to evaluate the barrier height we elevated
the temperature and thereby made thermally activated
switching between the bi-stable states more intensive.
We then found from the Arrhenius plot the activation en-
ergy ∆U = 240±20 µeV, what corresponds to ≈ 2.8±0.2
K, which characterizes the pair of the charge states for
loop B. This value is plausible for the evaluated param-
eters of the trap if we assume non-zero offset charges on
the inner islands on the chain. The rate Γth of thermally
activated transitions at T ≤ 100 mK for such barrier, ex-
trapolated from higher temperature measurements, was
found to be below 2× 10−6 s−1.
For a crude evaluation of the cotunneling rate Γcot we
used formula (9b) obtained by Golubev and Zaikin [12],
assuming the net energy change to be ∆E ∼ kBT . For
T = 70 − 100 mK we obtained Γcot ∼ 10
−11 − 10−9 s−1
for our sample . The maximum rate of leakage evaluated
from our short-term measurements was Γ ∼ 10−4 s−1,
i.e. it is by several orders of magnitude higher than
Γcot. (Note that the experimental values of Γ are al-
ways much larger than theoretical estimations of both
the thermal activation and cotunneling. [6–10]) On the
other hand, the value obtained for Γ was considerably
lower than that evaluated [12] for the case of a 4-junction
trap with similar parameters but without resistor, viz.
Γ′cot ∼ 10
−3 − 10−2 s−1. This fact points to the cru-
cial role the resistor plays in the improvement of the
trap’s storage capability. In particular, the character-
istics of this R-trap are comparable to those of the well-
characterized 7-junction SET pump [8,18] in the hold
mode of operation. That device had tunnel junctions of
C ≈ 220 aF and Rt ≈ 470 kΩ, and 6 tuning gates allowed
the leakage to be reduced down to (0.3− 20)× 10−4 s−1
at T = 40 mK.
In summary, we have fabricated and characterized a
4-junction electron trap with an on-chip resistor. We
have demonstrated the device is capable of storing a fixed
number of electrons on its memory node on the appro-
priate time scale. We believe that almost similar storing
capability can be achieved for a trap consisting of only 2
tunnel junctions and equipped with a resistor of R ≈ 100
kΩ which yields z ≈ 4. (Our estimation gives in that
case Γcot ∼ 10
−7 s−1.) In such 2-junction trap, the elec-
trostatic barrier (and thereby the storing time) could be
effectively controlled by a gate polarizing the island be-
tween the junctions. The obtained result is extremely en-
couraging with respect to constructing a fewer-junction
SET pump/turnstile device with resistors, which is our
next goal. For instance, a 3-junction pump supplied with
two 50 kΩ resistors, yielding ∆N = z = 2 × R/Rk ≈ 4,
could be as accurate as its 7-junction counterpart with-
out resistors. The obvious advantage of such an R-pump
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is the minimum number of gates (two) and, hence, much
simpler rf-drive (two harmonic signals with a fixed phase
shift). Finally, the total drift of a working point of the
device caused by the fluctuations of the offset charges on
2 islands should be apparently weaker than in the case
of 6 similar islands.
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FIG. 1. (a) SEM image of the 4-junction R-trap and mea-
suring SET electrometer. The memory island (made of Cr)
and the Cr resistor have little contrast in this picture, but
their shapes are similar to those of the Al shadows obtained
with the same mask. (b) The circuit diagram of R-trap. Both,
recharging of the memory island and varying of the offset
charge on the electrometer island could be done by the volt-
age applied either to the gate, Vg, or to the resistor, Vtr.
FIG. 2. Voltage V across the electrometer (fed by a small
current Ie = 2 pA in order not to disturb the trap) against
voltage Vtr. The sweep (the directions are shown by thin-line
arrows) was made at the rate of 0.15 mV/s. The fluctuations
of the background charge (with the most prominent two-level
fluctuator causing sporadic jumps in the offset charge of the
electrometer δQ ≈ 3.5×10−2e) are clearly seen in the V −Vtr
plot as well as in the time-trace (presented in the upper part
of the figure). Spontaneous switching within loop B (shown
by the heavy-line arrow), which occurred after a lapse of 5
minutes is clearly seen in the time trace. Note that the tem-
perature in this experiment was elevated up 100 mK and the
bias point was moved out of the loop center to demonstrate
the effect of switching on a suitable time scale.
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